summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAditya Naik2024-02-14 15:51:57 -0800
committerAditya Naik2024-02-14 15:51:57 -0800
commit0192314ca92572f79933c5101342b8c38022e566 (patch)
treef3f8e7bc750a6a0faa11b25001e462f68cf3fbd5 /src
parente7bdafd06c0760c562b27ce8a483493ce7f06864 (diff)
Get AbstractInterface arithmetic working
Diffstat (limited to 'src')
-rw-r--r--src/main/scala/chisel3/stage/phases/Elaborate.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/main/scala/chisel3/stage/phases/Elaborate.scala b/src/main/scala/chisel3/stage/phases/Elaborate.scala
index a3fc4990..5e81caa5 100644
--- a/src/main/scala/chisel3/stage/phases/Elaborate.scala
+++ b/src/main/scala/chisel3/stage/phases/Elaborate.scala
@@ -43,9 +43,9 @@ class Elaborate extends Phase {
/* if any throwable comes back and we're in "stack trace trimming" mode, then print an error and trim the stack trace
*/
case scala.util.control.NonFatal(a) =>
- if (!chiselOptions.printFullStackTrace) {
- a.trimStackTraceToUserCode()
- }
+ // if (!chiselOptions.printFullStackTrace) {
+ // a.trimStackTraceToUserCode()
+ // }
throw (a)
}
case a => Some(a)