summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/LiteralToTargetSpec.scala
diff options
context:
space:
mode:
authorJack2022-01-12 04:27:19 +0000
committerJack2022-01-12 04:27:19 +0000
commit29df513e348cc809876893f650af8180f0190496 (patch)
tree06daaea954b4e5af7113f06e4bdbb78b33515cb3 /src/test/scala/chiselTests/LiteralToTargetSpec.scala
parent5242ce90659decb9058ee75db56e5c188029fbf9 (diff)
parent747d16311bdf185d2e98e452b14cb5d8ccca004c (diff)
Merge branch 'master' into 3.5-release
Diffstat (limited to 'src/test/scala/chiselTests/LiteralToTargetSpec.scala')
-rw-r--r--src/test/scala/chiselTests/LiteralToTargetSpec.scala5
1 files changed, 2 insertions, 3 deletions
diff --git a/src/test/scala/chiselTests/LiteralToTargetSpec.scala b/src/test/scala/chiselTests/LiteralToTargetSpec.scala
index 3c404f2d..b1caecfa 100644
--- a/src/test/scala/chiselTests/LiteralToTargetSpec.scala
+++ b/src/test/scala/chiselTests/LiteralToTargetSpec.scala
@@ -9,12 +9,11 @@ import org.scalatest._
import org.scalatest.freespec.AnyFreeSpec
import org.scalatest.matchers.should.Matchers
-
class LiteralToTargetSpec extends AnyFreeSpec with Matchers {
"Literal Data should fail to be converted to ReferenceTarget" in {
- the [chisel3.internal.ChiselException] thrownBy {
+ (the[chisel3.internal.ChiselException] thrownBy {
class Bar extends RawModule {
val a = 1.U
@@ -26,6 +25,6 @@ class LiteralToTargetSpec extends AnyFreeSpec with Matchers {
}
ChiselStage.elaborate(new Foo)
- } should have message "Illegal component name: UInt<1>(\"h01\") (note: literals are illegal)"
+ } should have).message("Illegal component name: UInt<1>(\"h01\") (note: literals are illegal)")
}
}