diff options
| author | Andrew Waterman | 2016-01-28 12:19:33 -0800 |
|---|---|---|
| committer | Andrew Waterman | 2016-01-28 12:19:33 -0800 |
| commit | d7998e4f86a417a9f07ee02f65ef7c508b00809d (patch) | |
| tree | 767a04718b16750b33dd4e2d629d3e836bb7f637 /src/test/scala/chiselTests/LFSR16.scala | |
| parent | 41674d5e130f64d7489fdb8583b8f4ad88b64aeb (diff) | |
| parent | 7eff2b0a16e1ca982c227bd498720981c883686b (diff) | |
Merge branch 'scalastyle'
Diffstat (limited to 'src/test/scala/chiselTests/LFSR16.scala')
| -rw-r--r-- | src/test/scala/chiselTests/LFSR16.scala | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/test/scala/chiselTests/LFSR16.scala b/src/test/scala/chiselTests/LFSR16.scala index dcc3a403..ed76a296 100644 --- a/src/test/scala/chiselTests/LFSR16.scala +++ b/src/test/scala/chiselTests/LFSR16.scala @@ -10,8 +10,8 @@ class LFSR16 extends Module { val out = UInt(OUTPUT, 16) } val res = Reg(init = UInt(1, 16)) - when (io.inc) { - val nxt_res = Cat(res(0)^res(2)^res(3)^res(5), res(15,1)) + when (io.inc) { + val nxt_res = Cat(res(0)^res(2)^res(3)^res(5), res(15,1)) res := nxt_res } io.out := res @@ -37,7 +37,7 @@ class LFSR16Tester(c: LFSR16) extends Tester(c) { //TODO: Use chisel.util version instead? class LFSRSpec extends ChiselPropSpec { - + property("LFSR16 should elaborate") { elaborate { new LFSR16 } } |