diff options
| author | ducky | 2015-12-11 12:47:44 -0800 |
|---|---|---|
| committer | ducky | 2015-12-11 12:53:39 -0800 |
| commit | 5859d231859c6a8b9c234e7a71cbc85e5d75f61b (patch) | |
| tree | f8115324c12c54a3077517f5b6b997cc16951c64 /src/main/scala/Chisel/firrtl/IR.scala | |
| parent | 20951ecdbcb81c194ddcdd1e8241b1bdd647dd9f (diff) | |
Add support for printf and asserts, add testbench for asserts and printf
Diffstat (limited to 'src/main/scala/Chisel/firrtl/IR.scala')
| -rw-r--r-- | src/main/scala/Chisel/firrtl/IR.scala | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/main/scala/Chisel/firrtl/IR.scala b/src/main/scala/Chisel/firrtl/IR.scala index 458e6ac5..8cc31b54 100644 --- a/src/main/scala/Chisel/firrtl/IR.scala +++ b/src/main/scala/Chisel/firrtl/IR.scala @@ -151,6 +151,8 @@ case class WhenEnd() extends Command case class Connect(loc: Node, exp: Arg) extends Command case class BulkConnect(loc1: Node, loc2: Node) extends Command case class ConnectInit(loc: Node, exp: Arg) extends Command +case class Stop(clk: Arg, ret: Int) extends Command +case class Printf(clk: Arg, format: String, ids: Seq[Arg]) extends Command case class Component(id: Module, name: String, ports: Seq[Port], commands: Seq[Command]) extends Arg case class Port(id: Data, dir: Direction) |