chiselX/macros/src/main/scala/chisel3/internal/sourceinfo, branch master

Enhance suggestion in literal extract warning (#2569) (#2570)

2022-06-08T01:29:53+00:00

Include the function being called in the suggestion.

(cherry picked from commit 296623f6f41eb9f54899277621902679bb6b497c)

Co-authored-by: Jack Koenig

Add single argument Bits.extract (#2566) (#2568)

2022-06-07T23:11:54+00:00

(cherry picked from commit 255c56c3955a8c16191a6751e7d547cfcfd96705)

Co-authored-by: Jared Barocsi <82000041+jared-barocsi@users.noreply.github.com>

Deprecate implicit .U() and .S() syntax for literal bit extracts (backport #2534) (#2559)

2022-06-03T18:33:13+00:00

* Deprecate .U() and .S() syntax for literal bit extracts (#2534)

(cherry picked from commit cadaf33a650ef898fdab2f81244e4ad6a07a9ea8)

# Conflicts:
#	macros/src/main/scala/chisel3/internal/sourceinfo/SourceInfoTransform.scala

* Fix backport conflict (#2560)

Co-authored-by: Jared Barocsi <82000041+jared-barocsi@users.noreply.github.com>

Optional clock param for memory ports (#2333) (#2382)

2022-02-01T20:55:35+00:00

Warn if clock at memory instantiation differs from clock bound at port
creation and port clock is not manually passed

Co-authored-by: Jack Koenig 
(cherry picked from commit 465805ec7b2696a985eaa12cf9c6868f11ac2931)

Co-authored-by: Aditya Naik <91489422+adkian-sifive@users.noreply.github.com>

Apply scalafmt

2022-01-10T23:53:55+00:00

Command:
sbt scalafmtAll

Deprecate auto-application of empty argument lists to parameterless functions (#2124)

2021-10-05T19:33:23+00:00

* Migrate nullary funcs to parameterless versions
* Make deprecation message and dummy arguments clear and consistent

Co-authored-by: Megan Wachs

Add Definition and Instance API (#2045)

2021-09-05T19:11:32+00:00

This introduces a new experimental API for module instantiation that disentagles
elaborating the definition (or implementation) from instantiation of
a given module. This solves Chisel's longstanding reliance on
"Deduplication" for generating Verilog with multiple instances of the
same module.

The new API resides in package chisel3.experimental.hierarchy. Please
see the hierarchy ScalaDoc, documentation, and tests for examples of
use.

Co-authored-by: Jack Koenig 
Co-authored-by: Megan Wachs 
Co-authored-by: Schuyler Eldridge

Add multiple dimensions to VecInit fill and iterate (#2065)

2021-08-23T21:37:09+00:00

Co-authored-by: Jack Koenig

Added VecInit factory methods (fill,iterate) (#2059)

2021-08-04T19:11:58+00:00

Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>

Move Chisel3 to SPDX license conventions (#1604)

2020-10-01T18:42:29+00:00

Change source and other relevant files to use SPDX license
LICENSE file moved from src/ to ./
Changed license file to refer to this per recommendation
using_spdx_license_list_short_identifiers

WARNING: Tests fail with as of yet undiagnosed error
```
[error] Failed: Total 691, Failed 19, Errors 0, Passed 672, Ignored 15
[error] Failed tests:
[error] 	chiselTests.QueueSpec
[error] 	examples.VendingMachineGeneratorSpec
[error] 	chiselTests.HarnessSpec
[error] 	chiselTests.ConnectSpec
[error] 	chiselTests.aop.SelectSpec
[error] 	chiselTests.PopCountSpec
[error] 	chiselTests.CloneModuleSpec
[error] (Test / test) sbt.TestsFailedException: Tests unsuccessful
[error] Total time: 379 s (06:19), completed Sep 30, 2020 12:38:17 AM
sbt:chisel3>
```